Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. - 20+ years of experience in digital IC implementation including floorplan, power-plan, placement, CTS, routing, SI & STA signoff.
- Hands-on experience on running advanced process below with hierarchical, timing driven, SI prevention, low power place-and-route projects a big plus
- Familiar with SOC-E, STA (ETS or Prime. Time-SI), RC extraction, LEF generation with Abstract generator
- Knowledge of Linux and tcl is a must
- Good program / engagement management skill
- Effective team player, willing to learn
- Good command of English (written or oral) We’re doing work that matters. Help us solve what others can’t.
More jobs at Cadence Design Systems
Principal Product Engineer - Verification
Cadence Design Systems· GYEONGGI-DO (Seoul)Lead Verification Engineer
Cadence Design Systems· 2 LocationsLead Software Engineer
Cadence Design Systems· BEIJINGSoftware Engineer II
Cadence Design Systems· ZHUBEI 01Principal Design Engineer
Cadence Design Systems· BANGALORE