649 open roles
Sr Principal Design Engineer
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Senior Principal Engineer SI/PI: Candidate will own and Lead HBM PHY SI/PI design. Candidate shall make technical decisions improving quality and schedule of program. Candidate would coordinate SI/PI deliverables.
Candidate shall organize and conduct thorough project gate design reviews. Candidate will review HBM PHY customer Interposer and Package designs. We’re doing work that matters. Help us solve what others can’t.
Description copied from Cadence Design Systems's careers page. Read the full posting before you apply.
More jobs at Cadence Design Systems
Principal Application Engineer (STA - SignOff)
Cadence Design Systems· AUSTIN· $116k – $216kSr. Principal Engineer
Cadence Design Systems· AUSTINFirmware Engineer II
Cadence Design Systems· 2 LocationsCustom Layout Designer (Analog Layout Designer)
Cadence Design Systems· CARYApplication Engineer Architect (STA SignOff)
Cadence Design Systems· 7 Locations· $154k – $286k
More jobs in Bengaluru
Senior Associate- Full Stack Engineer(Retail)
Bain & Company· BengaluruMCAL Engineer
L&T Technology Services· Bangalore, INAGM - Prepaid Marketing
Vodafone Idea· Bangalore, Karn, INOTC Process Representative-Proposal/Quotations
Halliburton· Bengaluru, KA, IN