18 open roles
PD - Sr Staff - Physical Verification Lead | Signoff & DRC
Job description
ABOUT THE ROLE
As a Sr Staff / Principal CAD & Design Methodology Engineer, you will be the technical architect of RTL-to-GDSII flows and digital design infrastructure for advanced SoC products. You will define and deploy multi-vendor, multi-foundry design methodology platforms, lead hierarchical SoC implementation strategies, and drive low-power chiplet products.
You will own the R2G (RTL-to-GDSII) system architecture spanning Intel, TSMC, Samsung, and Global. Foundries nodes — enabling scalable, high-quality tapeouts across diverse product classes.
Description copied from Eliyan's careers page. Read the full posting before you apply.
More jobs at Eliyan
Program Management - Principal / Sr. Principal Technical Program Manager – IP, ASIC & Chiplet Platforms
Eliyan· Bay AreaSilicon Validation, Test & Characterization Engineer (title will reflect experience)
Eliyan· Bay AreaDV - Staff (+) Verification Engineer - AMS modeling
Eliyan· Bay Area, Vancouver or TorontoDigital - ASIC Design Automation & Integration Engineer
Eliyan· Bay Area, Vancouver or TorontoPD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
Eliyan· Bay Area
More jobs in San Francisco
Office Manager, Radio Traffic and Continuity
University of Southern California· San Francisco, CA· $97k – $115kFull Time - Merchandising Service Associate - Day
Lowe's· San Francisco, CA 3095· $41k – $45kHead of Customer Success
Metriport· San FranciscoQuantitative Analyst
Veavers· San Francisco, United StatesCustomer Success Lead
Alethios· San Francisco, California, US (Hybrid)· $90k – $130k