197 open roles
Senior Emulation Engineer
Job description
Job Details: Job Description: Senior Emulation Engineer role requires deep expertise in emulation methodologies, FPGA architecture, and hardware/software co-design. The ideal candidate will drive emulation strategy, develop advanced emulation models, and collaborate with cross-functional teams to ensure robust pre-silicon validation.
Key Responsibilities
Define and implement emulation methodologies to accelerate pre-silicon verification and validation cycles. Architect, develop, and debug emulation testbenches for complex FPGA designs. Collaborate with hardware and software teams to integrate and validate system-level functionality. Develop automation frameworks and improve efficiency in emulation environments.
Identify and resolve performance bottlenecks in emulation models. Drive continuous improvements in emulation infrastructure, tools, and processes. Work closely with silicon design, verification, and firmware teams to ensure seamless bring-up and validation of FPGA-based solutions. Stay updated with industry trends, emerging technologies, and best practices in FPGA emulation and verification.
Qualifications
Bachelors/Masters degree in Electronics with 10+ years of relevant experience . Experience with ARM Cores, DDR, Ethernet and PCIe protocols. Job Type: Regular Shift: Shift 1 (Malaysia) Primary Location: Penang 15, Penang, Malaysia Additional Locations: Bengaluru, Karnataka, India Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Description copied from Altera's careers page. Read the full posting before you apply.
More jobs at Altera
Undergrad Intern Technical
Altera· 2 LocationsHigh Level Synthesis (HLS) Compiler Engineer (Intern))
Altera· Marlow, Buckinghamshire, United KingdomSoftware Enabling and Optimization Engineer
Altera· Penang 15, Penang, MalaysiaAI Automation Intern
Altera· Regus, MadhapurCyber Resilience Act (CRA) Compliance Lead
Altera· San Jose, California, United States· $149k – $216k
