Technical Lead I - VLSI ML BD

Required Skills

5+ years of experience in Memory Layout or Custom Layout Design. Hands-on experience with SRAM, ROM, CAM, Register Files, or Memory Compiler layouts. Strong expertise in Cadence Virtuoso. Good knowledge of Calibre DRC, LVS, ERC, and DFM. Experience with advanced technology nodes (28nm, 16nm, 7nm, 5nm, or below). Understanding of layout effects, EM/IR, latch-up, antenna, and reliability concepts.

Scripting knowledge in SKILL, Perl, Tcl, or Python is an added advantage. Excellent debugging, analytical, and problem-solving skills. Preferred Qualifications